Vážení zákazníci, v letošním roce budeme expedovat poslední objednávky ve středu 18. 12. 2024.

Těšíme se s vámi na shledanou od pondělí 06. 01. 2025.

 

Cena s DPH / bez DPH
Hlavní stránka>BS EN IEC 60191-1:2018 Mechanical standardization of semiconductor devices General rules for the preparation of outline drawings of discrete devices
Sponsored link
sklademVydáno: 2018-04-30
BS EN IEC 60191-1:2018 Mechanical standardization of semiconductor devices General rules for the preparation of outline drawings of discrete devices

BS EN IEC 60191-1:2018

Mechanical standardization of semiconductor devices General rules for the preparation of outline drawings of discrete devices

Formát
Dostupnost
Cena a měna
Anglicky Zabezpečené PDF
K okamžitému stažení
7998 Kč
Čtěte normu po dobu 1 hodiny. Více informací v kategorii E-READING
Čtení normy
na 1 hodinu
799.80 Kč
Čtěte normu po dobu 24 hodin. Více informací v kategorii E-READING
Čtení normy
na 24 hodin
2399.40 Kč
Anglicky Tisk
Skladem
7998 Kč
Označení normy:BS EN IEC 60191-1:2018
Počet stran:44
Vydáno:2018-04-30
ISBN:978 0 580 84425 6
Status:Standard
Popis

BS EN IEC 60191-1:2018


This standard BS EN IEC 60191-1:2018 Mechanical standardization of semiconductor devices is classified in these ICS categories:
  • 31.080.01 Semiconductor devices in general
IEC 60191-1:2018(E) gives guidelines on the preparation of outline drawings of discrete devices, including discrete surface-mounted semiconductor devices with lead count less than 8.
This edition includes the following significant technical changes with respect to the previous edition:
a) the Scope has been extended to include surface-mounted semiconductor devices with a lead count less than 8;
b) a definition of the term "stand-off" has been added;
c) the methods for locating the datum have been extended to be suitable for SMD-packages;
d) the visual identification of terminal position one for automatic handling has been clarified;
e) the rules for the drawing of terminals have been clarified;
f) Table A.1 has been completed with symbols specifically for SMD-packages;
g) Annex B "Standardization philosophy" has been deleted;
h) a normative Annex with special rules for SMD-packages has been added;
i) the examples of semiconductor device drawings have been aligned to state-of-the-art packages including SMD-packages.