Vážení zákazníci, v letošním roce budeme expedovat poslední objednávky ve středu 18. 12. 2024.

Těšíme se s vámi na shledanou od pondělí 06. 01. 2025.

 

Log inSign up
LANGUAGE czen
Menu
ContactSTOREFAQInfobarE-ReadingNews
SEARCH
0
Total price
0 €
PRICES include / exclude VAT
Homepage>IEC 60191-6-10:2003 - Mechanical standardization of semiconductor devices - Part 6-10: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Dimensions of P-VSON
Sponsored link
sklademVydáno: 2003-11-19
IEC 60191-6-10:2003 - Mechanical standardization of semiconductor devices - Part 6-10: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Dimensions of P-VSON

IEC 60191-6-10:2003

Mechanical standardization of semiconductor devices - Part 6-10: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Dimensions of P-VSON

Normalisation mécanique des dispositifs à semiconducteurs - Partie 6-10: Règles générales pour la préparation des dessins d'encombrement des dispositifs à semiconducteurs pour montage en surface - Dimensions des boîtiers P-VSON

Format
Availability
Price and currency
Anglicky Hardcopy
skladem
90.92 €
Anglicky PDF
Immediate download
90.92 €
Označení normy:IEC 60191-6-10:2003
Vydáno:2003-11-19
Jazyk:Anglicky
DESCRIPTION

IEC 60191-6-10:2003

IEC 60191-6-10:2003 provides the common outline drawings and dimensions for all types of structures and composed materials of plastic very thin small outline non-lead package (hereinafter called P-VSON).

Print