Log inSign up
LANGUAGE czen
Menu
ContactSTOREFAQE-ReadingNews
SEARCH
0
Total price
0 €
PRICES include / exclude VAT
Homepage>IEC 60191-6-5:2001 - Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)
sklademVydáno: 2001-08-27
IEC 60191-6-5:2001 - Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)

IEC 60191-6-5:2001

Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)

Format
Availability
Price and currency
Anglicky Hardcopy
skladem
44.93 €
Anglicky PDF
Immediate download
44.93 €
Označení normy:IEC 60191-6-5:2001
Vydáno:2001-08-27
Jazyk:Anglicky
DESCRIPTION

IEC 60191-6-5:2001

Provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch ball grid array the terminal pitch of which is less than or equal to 0,80 mm.

Print