Vážení zákazníci, v letošním roce budeme expedovat poslední objednávky ve středu 18. 12. 2024.

Těšíme se s vámi na shledanou od pondělí 06. 01. 2025.

 

Menu
0
Total price
0 €
PRICES include / exclude VAT
Homepage>IEC 63011-2:2018 - Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect
Sponsored link
sklademVydáno: 2018-11-28
IEC 63011-2:2018 - Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect

IEC 63011-2:2018

Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect

Circuits intégrés - Circuits intégrés tridimensionnels - Partie 2: Alignement de puces empilées à petits pas d'interconnexion

Format
Availability
Price and currency
Anglicky/Francouzsky Hardcopy
skladem
90.92 €
Anglicky/Francouzsky PDF
Immediate download
90.92 €
Označení normy:IEC 63011-2:2018
Vydáno:2018-11-28
Jazyk:Anglicky/Francouzsky
DESCRIPTION

IEC 63011-2:2018

IEC 63011-2:2018 provides specifications of initial alignment and alignment maintenance between multiple stacked integrated circuits during the die bonding process. These specifications define the alignment keys and operating procedures of the keys. These specifications apply only if electrical coupling method of die-to-die alignment is used in the die stacking.