Přihlásit seRegistrovat se
Jazyk czen
Menu
KontaktOBCHODNÁPOVĚDAE-ReadingNovinky
Hledání
0
Celková cena
0 Kč
Cena s DPH / bez DPH
Hlavní stránka>PD IEC TR 61189-5-506:2019 Test methods for electrical materials, printed boards and other interconnection structures and assemblies General test methods for materials and assemblies. An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
Sponsored link
sklademVydáno: 2019-07-18
PD IEC TR 61189-5-506:2019 Test methods for electrical materials, printed boards and other interconnection structures and assemblies General test methods for materials and assemblies. An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501

PD IEC TR 61189-5-506:2019

Test methods for electrical materials, printed boards and other interconnection structures and assemblies General test methods for materials and assemblies. An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501

Formát
Dostupnost
Cena a měna
Anglicky Zabezpečené PDF
K okamžitému stažení
6820 Kč
Čtěte normu po dobu 1 hodiny. Více informací v kategorii E-READING
Čtení normy
na 1 hodinu
682.00 Kč
Čtěte normu po dobu 24 hodin. Více informací v kategorii E-READING
Čtení normy
na 24 hodin
2046.00 Kč
Anglicky Tisk
Skladem
6820 Kč
Označení normy:PD IEC TR 61189-5-506:2019
Počet stran:26
Vydáno:2019-07-18
ISBN:978 0 539 00068 9
Status:Standard
Popis

PD IEC TR 61189-5-506:2019


This standard PD IEC TR 61189-5-506:2019 Test methods for electrical materials, printed boards and other interconnection structures and assemblies is classified in these ICS categories:
  • 31.180 Printed circuits and boards

This Technical Report is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.


Tisk