Cena s DPH / bez DPH
Hlavní stránka>PD IEC/TS 62647-3:2014 Process management for avionics. Aerospace and defence electronic systems containing lead-free solder Performance testing for systems containing lead-free solder and finishes
Sponsored link
sklademVydáno: 2014-03-31
PD IEC/TS 62647-3:2014 Process management for avionics. Aerospace and defence electronic systems containing lead-free solder Performance testing for systems containing lead-free solder and finishes

PD IEC/TS 62647-3:2014

Process management for avionics. Aerospace and defence electronic systems containing lead-free solder Performance testing for systems containing lead-free solder and finishes

Formát
Dostupnost
Cena a měna
Anglicky Zabezpečené PDF
K okamžitému stažení
8556 Kč
Čtěte normu po dobu 1 hodiny. Více informací v kategorii E-READING
Čtení normy
na 1 hodinu
855.60 Kč
Čtěte normu po dobu 24 hodin. Více informací v kategorii E-READING
Čtení normy
na 24 hodin
2566.80 Kč
Anglicky Tisk
Skladem
8556 Kč
Označení normy:PD IEC/TS 62647-3:2014
Počet stran:46
Vydáno:2014-03-31
ISBN:978 0 580 83707 4
Status:Standard
Popis

PD IEC/TS 62647-3:2014


This standard PD IEC/TS 62647-3:2014 Process management for avionics. Aerospace and defence electronic systems containing lead-free solder is classified in these ICS categories:
  • 31.020 Electronic components in general
  • 03.100.50 Production. Production management
  • 49.060 Aerospace electric equipment and systems

This part of the IEC 62647 series defines for circuit card assemblies (CCA):

  • a default method for those companies that require a pre-defined approach, and

  • a protocol for those companies that wish to develop their own test methods.

The intent of this document is not to prescribe a certain method, but to aid avionics/defence suppliers in satisfying the reliability and/or performance requirements of IEC/TS 62647-1 as well as support the expectations in IEC/TS 62647-21.

The default method (see Clause 5) is intended for use by electronic equipment manufacturers, repair facilities, or programs that, for a variety of reasons, may be unable to develop methods specific to their own products and applications. It should be used when little or no other information is available to define, conduct, and interpret results from reliability, qualification, or other tests for electronic equipment containing lead-free (Pb-free) solder. The default method is intended to be conservative, i.e., it is biased toward minimizing the risk to users of ADHP electronic equipment.

The protocol (see Clause 6) is intended for use by manufacturers or repair facilities that have the necessary resources to design and conduct reliability, qualification, or process development tests that are specific to their products, their operating conditions, and their applications. Users of the protocol will have the necessary knowledge, experience, and data to customize their own methods for designing, conducting, and interpreting results from the data. Key to developing a protocol is a firm understanding of all material properties for the lead-free (Pb-free) material in question as well as knowledge of package- and board-level attributes as described in 5.3.2. As an example, research has shown that the mechanisms for creep can be different between tin-lead and tin-silver-copper (SAC) solders. Understanding these mechanisms is key to determining critical test parameters such as dwell time for thermal cycling. The protocol portion of this document provides guidance on performing sufficient characterization of new materials in order to accurately define test parameters.

Use of the protocol is encouraged, since it is likely to yield more accurate results, and to be less expensive than the default method. The IEC/TS 62647-22 provides a comprehensive overview of those technical considerations necessary in implementing a test protocol.

This specification addresses the evaluation of failure mechanisms, through performance testing, expected in electronic products containing lead-free (Pb-free) solder. One failure mode, fatigue-failure through the solder-joint, is considered a primary failure mode in ADHP electronics and can be understood in terms of physics of failure and life-projections. Understanding all of the potential failure modes caused by lead-free (Pb-free) solder of ADHP electronics is a critical element in defining early field-failures/reliability issues. Grouping of different failure modes may result in incorrect and/or misleading test conclusions. Failure analysis efforts should be conducted to insure that individual failure modes are identified, thus enabling the correct application of reliability assessments and life-projection efforts.

When properly used, the methods or protocol defined in this specification can be used along with the processes documented in compliance to the IPC-SM-785, to satisfy, at least in part, the reliability requirements of the IPC-SM-785 and JESD22-B110A.

Any portion of this document can be used to develop a lead-free (Pb-free) assembly test program, i.e., this document is tailorable and provides room for flexibility. For those situations in which results are used for reliability, verification, or qualification, stakeholder concurrence needs to be sought and documented so that expectations are understood and addressed.

This specification may be used for products in all stages of the transition to lead-free (Pbfree) solder, including:

  • products that have been designed and qualified with traditional tin-lead electronic components, materials, and assembly processes, and are being re-qualified with use of lead-free (Pb-free) components;

  • products with tin-lead designs transitioning to lead-free (Pb-free) solder; and

  • products newly-designed with lead-free (Pb-free) solder.

For programs that were designed with tin-lead solder, and are currently not using any leadfree (Pb-free) solder, the traditional methods may be used. It is important, however, for those programs to have processes in place to maintain the tin-lead configuration including those outsourced or manufactured by subcontractors.

With respect to products as mentioned above, the methods presented in this document are intended to be applied at the level of assembly at which soldering occurs, i.e., circuit card assembly (CCA) level.

This document may be used by other high-performance and high-reliability industries, at their discretion.